(19) Europäis hes Patentamt
European Patent Offi e
Office européen d s brev ts

(11) EP 1 107 464 A1

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
13.06.2001 Bulletin 2001/24

(51) Int Cl.[7]: **H04B 1/58**, H04M 1/58

(21) Application number: **99403062.5**

(22) Date of filing: **06.12.1999**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(71) Applicant: **ALCATEL**
75008 Paris (FR)

(72) Inventors:
- **Vanderbauwhede, Wim**
  9000 Gent (BE)
- **Boxho, Jean**
  1200 Woluwe Saint-Lambert (BE)
- **Macq, Damien Luc François**
  Wake Forest, NC 27587 (US)

(74) Representative: **Narmon, Gisèle**
Industrial Property Department,
Alcatel Bell N.V.,
Francis Wellesplein 1
2018 Antwerpen (BE)

(54) Method and device for echo cancelling

(57) Echo cancelling in a communication line system, particularly an ISDN or XDSL system, is performed by means of a tunable hybrid (5) which comprises tunable passive elements and is integrated in the analog part of the front end (3), whereby the values of the tunable passive elements are controlled by digital control means (4), for example a microprocessor.



Fig.2

EP 1 107 464 A1

D scription

[0001] The invention concerns a method for echo cancelling in a communication line system, particularly an integrated services digital network, abbreviated with ISDN, or any digital subscriber line , abbreviated with XDSL, system. Echo cancelling is normally performed in the analog front end of the communication line system, more particularly in between the line transformer and the analog/digital and digital/analog converters. The analog front end is part of the interface between the two-wire line and the digital transmitting and receiving devices coupled to it. It is known to realise echo cancelling by means of digital filter techniques.

[0002] Another known method consists in the synthesis of a digital hybrid impedance at the digital side of the A/D converter.

[0003] US-A-5.287.406 discloses such method. A digital balancing circuit for cancelling a return echo is operatively connected to the two-wire/four-wire conversion means.

[0004] These digital methods for echo cancelling can however not sufficiently remove inherent non-linear distortion originating within the analog front end itself in the RX and TX paths.

[0005] The invention seeks to provide a method permitting to avoid this drawback.

[0006] According to the invention, echo cancelling is performed by means of a hybrid which comprises tunable passive elements whereby the values of the tunable passive elements are adapted and controlled by digital control means.

[0007] The tuning is analog but the control is digital. As the adaptive echo cancelling is achieved before any digital processing, it improves, in contrast to digital echo cancelling, the signal-to-noise ratio of the received and transmitted signals, and remedies the aforementioned non-linear distortion problems from the analog front end.

[0008] The term "comprise" has to be interpreted here as being non limitative.

[0009] Preferably a scaling factor is used for the tunable passive elements, for instance to permit an implementation on an integrated circuit.

[0010] The adaptation of the passive elements comprise the evaluation of the TX return loss gain in the hybrid, whereby the digital control means goes through a loop of adaptation of the tunable passive elements when this gain differs from zero, until this zero value of the gain is obtained.

[0011] The device according to the invention and particularly suitable to perform the above mentioned method comprises:

- a hybrid, integrated in the analog front end of the communication line system, said hybrid comprising tunable passive elements, the values of which are controllable, and
- digital control means coupled to the hybrid for controlling the tunable passive elements.

[0012] The passive elements may be mounted on-chip thereby enabling a cost effective implementation of this device.

[0013] The hybrid may comprise a hybrid bridge and a current to voltage converter.

[0014] The hybrid bridge may comprise two identical branches, each containing two impedances in series, one being a tunable balance impedance.

[0015] The digital control means may comprise a microprocessor.

[0016] The invention will now be described by way of example and with reference to the accompanying drawings in which:

Figure 1 shows a block diagram of the interface between the line and the terminals of a transmitting and receiving device in a communication line system;
Figure 2 shows schematically the echo canceller from the interface of figure 1;
Figure 3 shows more in detail the architecture of the echo canceller of figure 2.

[0017] Figure 1 shows the interface between the two-wire line 1 with impedance Z_{ll} of an ISDN or XDSL network, on the one hand, and the terminals T and R of a digital transmitting and receiving device 21, for instance from a modem, on the other hand.

[0018] This interface comprises essentially a line transformer 2 with a transformer ratio 1:n, connected to the four connection pins TX0, TX1, RX0 and RX1 of the front end 3, which front end 3 is connected to the terminals T and R of this digital transmitting and receiving device 21.

[0019] In this front end 3 is integrated an echo canceller including a hybrid 5 and a digital control means 4, for instance a microprocessor.

[0020] In the transmitting or sending direction (TX direction), a digital/analog converter 6, a filter 7 and a driver 8 are mounted before the hybrid 5, while in the receiving or RX direction, this hybrid 5 is followed by a programmable gain amplifier 9 assuring a constant output power, a filter 10 and an analog to digital converter 11. In the TX direction, the pins TXO and TX1 are coupled to the transformer 2 via line termination resistors 12. These are protection resistors limiting the power dissipation in the hybrid and analog front end, and having the resistance value $R_t/2n^2$, wherein n is the above mentioned ratio of the transformer 2.

[0021] A typical resistance value of R_t is 50 Ohm.

[0022] The pins RXO and RX1 are coupled to the transformer 2 via line termination resistors 12A having the same above mentioned resistance value.

[0023] As shown in figure 2, the hybrid 5, possibly implemented as an integrated circuit, is composed of a hybrid bridg 13 and a current to voltage converter 14.

[0024] The hybrid bridge 13 combines the TX paths 15 and 16 starting from the output terminals 15A and 16A of driver 8, and the RX paths 17 and 18 terminating at the input terminals 17A and 18A of the programmable gain amplifier 9, and connects these terminals 15A, 16A, 17A and 18A to connection pins TXO, TX1, RX1 and RX0 respectively.

[0025] This hybrid bridge 13 contains two identical branches 19 coupling terminals 15A and 16A at the output side of the driver 8 with the connection pins RX0 and RX1, each branch 19 containing two impedances in series: balance impedance Z_b and impedance Z_2.

[0026] The impedance Z_2 in one of the branches 19 is mounted between terminal 15A and the balance impedance Z_b in series, another terminal of this balance impedance being coupled to connection pin RX0.

[0027] The impedance Z_2 in the other branch 19 is mounted between terminal 16A and the balance impedance Z_b in series with it, another terminal of this balance impedance being coupled to connection pin RX1.

[0028] Impedances Z_2 and impedances Z_b comprise tunable passive elements such as resistors, capacitors or inductors, controllable by the microprocessor 4. How these elements are tuned will be discussed in a further paragraph.

[0029] Moreover, a scaling factor k is used for the values of the passive elements of the impedances Z_2 and Z_b in such a way that these impedances can then for instance be implemented on-chip. Values for this scaling factor are for example 100 or 1000.

[0030] As shown in detail in figure 3, each balance impedance Z_b comprises a tunable resistor R_0, and, in parallel with this, a series connection of a tunable resistor R_1 and a tunable capacitor C_1, and in parallel with this circuit another not necessarily tunable resistor R_3 which may be scaled to value $2kR_t/2n^2$, wherein k is said scaling factor. The value $2kR_t/2n^2$ corresponds to the value of the line termination resistors 12 and 12A discussed previously.

[0031] In one embodiment the tunable resistors R_0 and R_1 and the tunable capacitor C_1 consist of a number of small discrete resistors in series, resp. capacitors in parallel. Tuning takes place by the control register of the microprocessor 4 connecting or disconnecting small resistors or capacitors so permitting a discrete controlling of the resistance or capacitance value.

[0032] The other impedance Z_2 in each branch consists of a not necessarily tunable resistor R_2 having the same resistance value as the resistor R_3, which may thus also be scaled to value $2kR_t/2n^2$, in series with a tunable capacitor C_2. This capacitor compensates for the inductance of the transformer 2.

[0033] In one embodiment the tunable capacitor C_2 consists of a number of small discrete capacitors in parallel and the control register of the microprocessor 4 connects or disconnects small capacitors so permitting a discrete controlling or tuning of the capacitance.

[0034] The current to voltage convert r 14 consists of an operational amplifier 20 and two tunable feedback impedances Z_{fb} which have each the same configuration as impedances Z_b and thus the same passive elements.

[0035] In order to have a hybrid gain independent from the setting or frequencies, the feedback impedances Z_{fb} of the current to voltage converter 14 are also tuned to be equal to Z_b because in that case the current to voltage converter 14 acts as a differential amplifier with gain one.

[0036] The gain G_{rx}, being the gain from the voltage V_{rx} between the pin connections RX0 and RX1, to the voltage V_{hyb} at the output of the current to voltage converter 14 can be written as:

$G_{rx} = V_{hyb}/V_{rx}$, which is equivalent to:
$G_{rx} = -Z_{fb}/Z_b$ which is one if $Z_{fb} = Z_b$.

[0037] The hybrid bridge 13 works in both directions, transmission and reception.

[0038] In the transmission or TX direction, the hybrid bridge 13 receives a voltage signal V_{tx} from the TX driver 8 between terminals 15A and 16A of paths 15 and 16, and transmits it directly to the pins TX0 and TX1.

[0039] In the reception or RX direction, a voltage signal coming from line 1 is firstly transformed by the transformer 2 into a voltage between connection pins RX0 and RX1 as shown in figure 1.

[0040] The resulting current through impedance Zb is converted to voltage Vhyb in the current to voltage converter 14.

[0041] The programmable gain amplifier (PGA) 9, is such that it compensates for the gain in the previous path, leading to a total gain G_{trx}, this is the gain from V_{tr} to V_{hyb}, being reduced to one. Vtr is the voltage over the equivalent line voltage source 21 in series with the equivalent impedance Z_{tr+li} of the line 1 and the transformer 2 in the equivalent circuit as indicated in dashed line in figures 2 and 3 and Vhyb is the voltage at the output of the current to voltage converter 14.

[0042] The man skilled in the art knows that this total gain Gtrx can be deduced as follows:

$G_{trx} = V_{hyb}/V_{trx}$, this is:
$G_{trx} = Z_{fb}*(R_t/2n^2)/[Z_b(R_t/2n^2) + R_t/2n^2+Z_b)*Z_{tr+li}/2]$
$G_{trx} = Z_{fb}/Z_b*(R_t/2n^2)/(R_t/2n^2+Z_{tr+li}/2)$

[0043] This gain Gtrx is not influenced by the echo cancelling.

[0044] Because the hybrid bridge 13 is in fact a differential impedance bridge, it is known for the man skilled in the art that the best echo return loss is obtained when the bridge is in equilibrium.

[0045] When the bridge is in equilibrium, the TX return loss gain, denoted hereafter as G_{txrl}, is equal to zero.

[0046] Consequently, during initialisation of the system this TX return loss gain is evaluated as will be described h reafter.

[0047] A person skilled in the art can easily d duce that the evaluation of the TX return loss gain G_{txrl}, this is the gain from V_{tx} to V_{hyb} wherein V_{tx} is the known voltage applied to terminals 15A and 16A, can be obtained as follows:

TX return loss gain:

$$G_{txrl} = V_{hyb}/V_{tx}$$
$$G_{txrl} = Z_{fb}/Z_2*[Z_2-Z_b-(R_t/2n^2)*(Z_{tr+li}+2Z_b)/Z_{tr+li}]$$
divided by
$$[Z_2*((R_t/2n^2)*(Z_{tr+li}+2Z_b)/Z_{tr+li}+Z_b)]$$

[0048] The TX return loss gain G_{txrl} is equal to zero when the following condition is fulfilled:

Z_b must be equal to:

$$kZ_{tr+li}* (Z_2-R_t/2n^2)/(kZ_{tr+li}+2kR_t/2n^2)$$

where k is the scaling factor.

[0049] If k is chosen such that

$Z_2-R_t/2n^2 = k\ 2R_t/2n^2$ being equivalent to:
$Z_2 = (2k+1)\ R_t/2n^2$, and
Z_b reduces to: $Z_b = [1/kZ_{tr+li} + 1/k(2R_t/2n^2)]^{-1}$

[0050] The balance impedance Z_b should thus approximate as close as possible the combination of the scaled termination resistance value $2kR_t/2n^2$ in parallel with the scaled line and transformer impedance value kZ_{tr+li}. The hybrid bridge is then in equilibrium and, as already mentioned, gives the best echo return loss.

[0051] In practice, the hybrid TX return loss gain G_{txrl} is calculated by the microprocessor 4 from the digitalised value of the measured voltage V_{hyb} and the digitalised known value of V_{tx}.

[0052] If the hybrid TX return loss gain G_{txrl} differs from zero, the microprocessor tunes the tunable passive elements in the hybrid 5 and goes through a loop of adaptation until the zero value is obtained. After the adaptation is finished, the tunable passive elements R_1, C_1 and C_2 have reached their optimal value.

[0053] For this adaptation loop a dedicated fitting algorithm is used, for example the known "steepest descent" algorithm. With this steepest descent algorithm, the microprocessor 4 changes successively the value of the different tunable passive elements with a positive and a negative increment, the influence of thereof on the voltage V_{hyb}, is checked and the element is finaly changed in the sense resulting in a decrease of V_{hyb}/V_{tx}. This is repeated until the voltage ratio V_{hyb}/V_{tx}, this is the TX return loss gain Gtxri, no longer decreases.

[0054] In one embodiment, particularly for xDSL applications, the resistor R_0 can be tuned between values of 28 and 896 kOhm, the resistor R_1 between values of 15 and 240 kOhm, the capacitor C_1 between values of 7,5 and 120 pF and th capacitor C_2 between values of 240 and 390 pF.

Claims

1. Method for echo cancelling in a communication line system, characterised in that said method is performed by adapting tunable passive elements of a hybrid (5) which forms part of the analog front end of said communications line system, whereby the values of the tunable passive elements are controlled by digital control means (4).

2. Method according to claim 1, characterised in that a scaling factor (k) is used for adapting said tunable passive elements.

3. Method according to claim 1, characterised in that adapting said tunable passive elements comprises a step of measuring the TX return loss gain in said hybrid (5), whereby, when this gain differs from zero, the digital control means (4) goes through a loop of adaptation of the tunable passive elements until this zero value of said TX return loss gain is obtained.

4. Method according to claims 2 and 3, characterised in that said hybrid (5) comprises a hybrid bridge (13) with two branches (19), each comprising two tunable passive impedances (Z_2 and Z_b) in series, one of which being a tunable balance impedance (Z_b), said tunable passive impedances being tuned such that the value of said tunable balance impedance (Z_b) approximates as close as possible the scaled impedance value of the parallel circuit of the line termination resistance ($2R_t/2n^2$) in the TX paths, and the line impedance (Z_{tr+li}).

5. Method according to claim 4, characterised in that said hybrid (5) comprises a current to voltage converter (14), the feedback impedances (Z_{fb}) of which being adapted so as to be equal to said tunable balance impedance (Z_b).

6. Device for echo cancelling in a communication line system, characterised in that it comprises:

   - a hybrid (5), being part of the analog front end of said communication line system, said hybrid (5) comprising tunable passive elements, the values of which are controllable, by a
   - digital control means (4) coupled to said hybrid (5) and also included in said device.

7. Device according to claim 6 , characterised in that said tunable passive elements of said hybrid (5) are scalable by a predetermined scaling factor (k).

8. Devic according to claim 6, characterised in that said hybrid (5) comprises a hybrid bridg (13) and a current to voltage converter (14).

9. Device according to claim 8, characterised in that said hybrid bridge (13) comprises two identical branches (19), each comprising a tunable balance impedance (Z_b) in series with a second tunable impedance (Z_2).

10. Device according to claim 9, characterised in that said tunable balance impedance (Z_b) comprises a tunable resistor (R_0), in parallel with a series connection of a tunable resistor (R_1) and a tunable capacitor (C_1), and in parallel with another resistor (R_3).

11. Device according to claim 10, characterised in that said another resistor (R_3) has the same resistance value ($2kR_t/2n^2$), as the line termination resistors (12) in the TX paths, scaled with said scaling factor (k).

12. Device according to claim 9, characterised in that said second tunable impedance (Z_2) in each branch (19) comprises a resistor (R2) in series with a tunable capacitor (C_2), the value ($2kR_t/2n^2$) of said resistor (R_2) being the same as the resistance value of said line termination resistors (12) in the TX paths, scaled with said scaling factor (k).

13. Device according to claim 9, characterised in that said current to voltage converter (14) comprises an operational amplifier (20) with tunable feedback impedances (Z_{fb}) having the same impedance values as said tunable balance impedance (Z_b) .

14. Device according to claim 6, characterised in that said digital control means comprises a microprocessor (4).

15. Device according to claim 6, characterised in that said tunable passive elements are part of an integrated circuit.


21
7
8
5
15
15A
T
DAC
FILTER
DRIVER
TX
16A
16
6
TX0
TX1
$R_t/2n^2$
12
1:n
Z_{tr+li}
Z_{li}
2
1
11
17
17A
R
ADC
FILTER
PGA
RX
18A
18
4
RX0
RX1
12A
3
10
9

Fig. 1


5
13
15A
15
TX0
$R_t/2n^2$
12
12A
20
2
RX1
Z_b
Z_{fb}
17
17A
Z_2
19
V_{tx}
18
V_{rx}
V_{hyb}
Z_{tr+li}
18A
V_{tr}
RX0
14
16A
16
TX1
21

Fig. 2


15
12
TX0
15A
19
Z_2
R_2
C_2
R_1
C_1
TX
RX1
R_0
12A
20
Z_{rb}
18
R_3
Z_b
V_{tr}
V_{hyb}
RX
V_{rx}
Z_{tr+li}
17
R_3
Z_{rb}
R_1
C_1
R_2
C_2
TX
RX0
R_0
V_{tr}
16A
Z_2
19
Z_b
TX1
16
13
12

Fig.3

European Patent Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 40 3062

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X A	FR 2 583 599 A (NOKIA OY AB) 19 December 1986 (1986-12-19) * page 7, line 20 - page 10, line 7; figures 8-10 *	1,2,6,7, 14,15 3-5,8-13	H04B1/58 H04M1/58
X A	GB 2 154 836 A (PLESSEY CO PLC) 11 September 1985 (1985-09-11) * page 1, line 5 - page 3, column 12; figures 1-3 *	1,2,6-8, 14,15 3-5,9-13	

TECHNICAL FIELDS SEARCHED (Int.Cl.7)

H04B
H04M

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
THE HAGUE	5 July 2000	Andersen, J.G.

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

EPO FORM 1503 03.82 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO. EP 99 40 3062

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-07-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR 2583599 A	19-12-1986	FI 71857 B	31-10-1986
		SE 467031 B	11-05-1992
		SE 8602634 A	14-12-1986
		US 4807283 A	21-02-1989
GB 2154836 A	11-09-1985	DE 3514983 A	30-10-1986
		FR 2581274 A	31-10-1986
		US 4670870 A	02-06-1987